

## United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address of Address of LATERITS AND TRADEMARES Washington 100 (2003), www.ospie.gov

APPLICATION NO	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO	CONFIRMATION NO	
09 994,284	11 26 2001	Sang lek Lee	CU-2636 VE	8830	
26530 75	590 10 15 2002				
LADAS & PARRY 224 SOUTH MICHIGAN AVENUE, SUITE 1200 CHICAGO, IL 60604			EXAMINER PHAM, THANH V		
			2823		

DATE MAILED 10 15 2002

Please find below and or attached an Office communication concerning this application or proceeding.

		Application No.		Applicant(s)					
. Office Action Summary		09/994,284		LEE ET AL.					
		Examiner		Art Unit					
	•	Thanh V Pham		2823					
	The MAILING DATE of this communication ap			1	ess				
	or Reply								
THE - Extrafte - If th - If N - Fail - Any	MORTENED STATUTORY PERIOD FOR REPL MAILING DATE OF THIS COMMUNICATION. ensions of time may be available under the provisions of 37 CFR 1 r SIX (6) MONTHS from the mailing date of this communication e period for reply specified above is less than thirty (30) days, a rep 0 period for reply is specified above, the maximum statutory period ure to reply within the set or extended period for reply will by statut reply received by the Office later than three months after the mailing patent term adjustment. See 37 CFR 1 704(b)	136(a) In no event hower  bly within the statutory min will apply and will expire e cause the application to	ever may a reply be timel imum of thirty (30) days v SIX (6) MONTHS from the b become ABANDONED	y filed will be considered timely e mailing date of this com (35 U S C § 133)	munication				
1)⊡	Responsive to communication(s) filed on 13	September 2002							
2a)	This action is <b>FINAL</b> . 2b) T	his action is non-fi	nal.						
3)	Since this application is in condition for allow closed in accordance with the practice under	vance except for for for Ex parte Quayle,	ormal matters, pro 1935 C.D. 11, 45	secution as to the 3 O.G. 213.	merits is				
•	tion of Claims								
<u>ا نا(4</u>	Claim(s) <u>1-9</u> is/are pending in the application.  4a) Of the above claim(s) is/are withdrawn from consideration.								
<b>5</b> \	Claim(s) is/are allowed.								
5) <u> </u>	· · · · · · · · · · · · · · · · · · ·								
7)	Claim(s) <u>1-9</u> is/are rejected.  Claim(s) is/are objected to.								
/	Claim(s) is/are objected to.  Claim(s) are subject to restriction and/or election requirement.								
	tion Papers								
9)[	The specification is objected to by the Examine	er.							
10)	The drawing(s) filed on is/are: a) acce	epted or b)  object	ed to by the Exam	iner.					
	Applicant may not request that any objection to the	he drawing(s) be he	d in abeyance. See	e 37 CFR 1.85(a).					
11)	The proposed drawing correction filed on	_ is: a)⊡ approve	ed b) 🗌 disapprov	ed by the Examiner					
	If approved, corrected drawings are required in re		tion.						
	The oath or declaration is objected to by the E	xaminer.							
•	under 35 U.S.C. §§ 119 and 120								
	Acknowledgment is made of a claim for foreig	n priority under 3	5 U.S.C. § 119(a)-	-(d) or (f).					
а	) All b) Some * c) None of:								
	1. Certified copies of the priority documen								
	2. Certified copies of the priority documen								
•	3. Copies of the certified copies of the pricapplication from the International B See the attached detailed Office action for a lis	ureau (PCT Rule	17.2(a)).		tage				
14)	Acknowledgment is made of a claim for domes	tic priority under 3	5 U.S.C. § 119(e)	(to a provisional a	application).				
	<ul> <li>a) The translation of the foreign language prediction</li> <li>Acknowledgment is made of a claim for domes</li> </ul>								
Attachme									
2) Not	ice of References Cited (PTO-892) ice of Draftsperson's Patent Drawing Review (PTO-948) irmation Disclosure Statement(s) (PTO-1449) Paper No(s)	4)		(PTO-413) Paper No(s atent Application (PTO					

Application/Control Number: 09/994,284 Page 2
Art Unit: 2823

## **DETAILED ACTION**

1. The text of those sections of Title 35, U.S. Code not included in this action can be found in a prior Office action.

2. Claims 1 and 8 are rejected under 35 U.S.C. 102(a) as anticipated by or, in the alternative, under 35 U.S.C. 103(a) as obvious over applicant's admitted prior art.

The applicants' admitted prior art as explained in figures 1 and 2 and the background of the invention has a method of forming a gate in a semiconductor device having a non-linear top profile (that is not different from the detailed description of the preferred embodiments referring to FIG. 3A to 3F), the method comprising the steps of:

forming a dummy gate insulating layer 2 on a semiconductor substrate 1 having a field oxide layer isolating the device (not shown, page 3, lines 13-14); depositing a dummy gate polysilicon layer 3 and a hard mask layer 4 on the dummy gate insulating layer 2 sequentially;

patterning the hard mask 4 into a mask pattern 4a and patterning the dummy gate polysilicon layer 3 and the dummy gate insulating layer using the mask pattern as an etch barrier to create a plurality of patterned dummy gate polysilicon and insulating layers each having sidewall, wherein the patterned dummy gate polysilicon and insulating layers are formed on the semiconductor substrate and on the field oxide layer,

forming spacers 6 at *the* sidewalls of the *patterned* dummy gate polysilicon 3 *and insulating layers*;

Application/Control Number: 09/994,284

Art Unit: 2823

depositing an insulating interlayer 7 on the resultant structure 5 after forming the spacers 6;

exposing a surface of the *patterned* dummy gate polysilicon *and insulating* layers by carrying out an oxide layer CMP process, page 4, line 14, *using a first* selection ratio sufficient to polish the insulating layer but insufficient to polish the patterned dummy gate polysilicon and insulating layers;

forming a damascene structure by removing the *patterned* dummy gate polysilicon *and* insulating layers using the insulating interlayer as another etch barrier, fig. 1D, page 4, lines 15-16 and page 5, lines 1-3;

depositing a gate insulating layer 8 and a gate metal layer on the entire surface of the semiconductor substrate having the damascene structure, fig. 1E; and exposing a surface of the insulating interlayer by carrying out a metal chemical mechanical polishing process using a second selection ratio sufficient to polish the metal layer but insufficient to polish the insulating interlayer, the 'wave-like' profile of the top of the gates is inherently formed again.

The metal CMP uses slurry for a metal layer, page 13, lines 6-19.

In explaining the prior art, the applicants displays only one gate in fig.'s 1; however, with respect to fig. 2, line A-A' shows the potentially non-linearity of the tops of the gates (as in figures 3D and 3F). The 'wave-like' profile of the top of the gates is inherently formed due to the different height of the gates and/or the different materials of the gate polysilicon and the insulating interlayer by CMP. The selection ratio in the CMP steps of applicant's admitted prior art includes a

Application/Control Number: 09/994,284

Art Unit: 2823

"high selection ratio" as recited due to the different height of the gates in the two exposing steps.

3. Claims 2-7 and 9 are rejected under 35 U.S.C. 103(a) as being unpatentable over applicant's admitted prior art as applied to claims 1 and 8 above, and further in view of Maniar et al. U.S. Patent No. 5,356,833 and the following

In the description of applicant's admitted prior art the applicant does not state the thickness of the dummy gate polysilicon layer or the insulating interlayer, the polishing selection ratios between the insulating interlayer and the dummy gate polysilicon layer is over 20 or the gate metal layer is over 50, the using of CeO<sub>2</sub> and its pH between 3 and 11 in the insulating interlayer CMP and the pH between 2 and 7 of the slurry in the metal layer CMP.

Choice of 1,300 to 2,000 angstroms for the gate layer and 4,000 to 5,000 angstroms for the interlayer and choice of the polishing selection ratios to achieve particular device properties would have been a matter of routine optimization because the thickness and the polishing selection ratios are known to affect device properties and would depend on the desired device density on the finished wafer and the desired device characteristics.

Maniar et al. reference discloses use of CeO<sub>2</sub> as slurry in CMP process in the variation of topologies with a pH in a range of about 2-5, the pH outside the range may be used (col. 4, lines 23-40 and col. 5, line 57 to col. 6, line 29). The recited selection ratios would be obtained because the same materials are treated in the same manner as in the instant invention.

Application/Control Number: 09/994,284

Art Unit: 2823

It would have been obvious to one of ordinary skill in the art at the time the invention was made to apply the ceria and the suggested pH range of Maniar et al. reference into the applicant's admitted prior art as the ceria and the pH would have been selected in accordance with the formation of a gate in a semiconductor device of the applicant's admitted prior art.

- 4. The rejection(s) is/are maintained as stated in the Office action mailed 5/23/02.
- 5. Applicants' arguments filed 9/13/02 have been fully considered but they are not persuasive.

Applicants argue in page 7 about a non-linear or 'wave-like' profile of the instant invention but do not point out how the instant claimed invention overcomes applicants' admitted prior art.

In response to the argument on Maniar et al., the Maniar et al. reference is used for the application of cerium dioxide as slurry in CMP and the suggested pH range into the applicants' admitted prior art, and that recited selection ratios would be obtained because the same materials are treated in the same manner as in the instant invention.

## Conclusion

6. **THIS ACTION IS MADE FINAL.** Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within

Page 6

Application/Control Number: 09/994,284

Art Unit: 2823

TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Thanh V Pham whose telephone number is 703-308-2543. The examiner can normally be reached on M-F (8:30-5:00).

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Wael M. Fahmy can be reached on 703-308-4918. The fax phone numbers for the organization where this application or proceeding is assigned are 703-308-7722 (7724, 3431 and 3432) for regular communications and 703-308-7382 for After Final communications.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is 703-308-0956.

757

LONG PHAM

TvP

October 7, 2002